Abstract-A new out-of-phase power divider (PD) without phase shifter at the output ports is proposed. Based on admittance matrix, a new topology of uniplanar power divider with symmetrical outputs is designed. Under conditions of good matching, perfect isolation, and 180 • phase difference between two output ports, the corresponding design equations and synthesis procedures are derived and given with admittance matrix. To verify the design approach, an out-of-phase power divider operating at 2 GHz with equal power division ratio is designed, fabricated, and measured. Experimental results demonstrate that the input return loss is better than 32 dB, the insertion loss is less than 0.29 dB and the isolation is better than 33 dB. The amplitude imbalance between the output ports is 0.03 dB and the phase difference between the two output ports is 181.6 • at the operation frequency. Further more, 49.9% relative bandwidth of 15 dB return loss and 39.4% relative bandwidth of 20 dB port isolation are achieved.
INTRODUCTION
Power dividers (PDs) are widely used in microwave and millimeter wave systems. Most of them are inphase between the two output ports [1] [2] [3] [4] [5] [6] [7] [8] . But in some applications such as baluns, push-pull amplifiers and antenna feeding networks, out-of-phase characteristic is respected between the two output ports. To achieve the out-of-phase characteristic, the classical method is to design an in-phase PD and add phase shifter such as microstrip delay line [9] and microstrip metamaterial lines (MML) [10] at two output ports. However, these structures suffer from large circuit size, which make them unsuitable for compact system. To design compact out-of-phase PD without phase shifter, a lot of structures have been reported [11] [12] [13] [14] [15] [16] [17] [18] [19] . According to the layers of the reported works, out-of-phase power dividers can be classified into two types: multilayer structures [11] [12] [13] [14] [15] [16] [17] and uniplanar structures [18, 19] . Double-side parallel striplines (DSPSL) [11] [12] [13] [14] , slotline T-junction (STJ) [15] , multilayer microstrip-slotline coupling structure (MMSC) [16] , and microstrip to slotline transitions (MST) [17] are applied in multilayer structures. In these works, good ports matching and wide working band are achieved. But multilayer structures increase the fabricating difficulty, and they are unsuitable for microwave and millimeter-wave integrated circuit (MMIC) implementation because the back sides of the substrates are used. Compared with the multilayer structure, uniplanar configuration is attractive because of its simplicity and easy fabrication. Out-of-phase power dividers using asymmetrical coplanar stripline (ACPS) [18] , and singlesection Gysel structure (SSG) [19] are developed. The structure in [18] is compact and simple, and it has achieved good amplitude and phase characteristics at two output ports, but a microstrip line to slotline converter should be used at the input port, and the output ports impedance had to be chosen as 100 Ω while impedance transformers are needed for 50 Ω ports impedance systems, which can result in an increase of system size. In [19] , high power-handling capability is realized; however, the insertion losses of the two output ports are not perfectly balanced.
To the best of the authors' knowledge, the main design method for power dividers is the classical even-and odd-mode analysis. Even-and odd-mode method has been applied to many power dividers' design successfully. However, it also has two disadvantages: it doesn't consider the phase delay information in the calculation processes; and it is complicated for asymmetrical configurations or different port impedances. Using admittance matrix can resolve these two problems easily [20] . Thus admittance matrix method is introduced in this letter, based on which closed-form design equations are derived and synthesis procedures for the proposed out-of-phase power divider are given. A uniplanar out-of-phase Wilkinson power divider with isolation stubs and symmetrical output circuits is proposed. High isolation between the two output ports is obtained for the use of isolation stubs. To reduce the circuit size, traditional phase shifters are removed to the impedance transformer part. Furthermore, the output ports are symmetrical, so it can be easily integrated with other uniplanar circuits. The proposed out-of-phase power divider has been designed and fabricated. Experimental results show that the proposed structure has the characteristics of excellent input impedance matching, outputs amplitude balance, 180 • phase difference at two output ports, and isolation between two output ports. That is, it can be superior to other out-of-phase power divider types in microwave circuits.
THE PROPOSED CIRCUIT STRUCTURE AND DESIGN EQUATIONS
It is well-known that a power divider is a three-port network with one input (port 1) and two outputs (port 2 and port 3). All ports are matched (S nn = 0, n = 1, 2, 3), and two outputs are isolated (S 23 = 0). For out-of-phase outputs, assuming that θ 1 = θ is the phase delay between port 1 and port 2, and θ 2 = θ + π is the phase delay between port 1 and port 3. Thus the corresponding scatter-matrix can be expressed as:
The classical scatter-matrix to admittance-matrix conversion formulas with port impedance Z 0 is shown as follow:
Therefore, the expected admittance matrix of a power divider with phase shifts θ and θ + π at the port 2 and port 3 respectively can be obtained:
The configuration of the proposed power divider is shown in Figure 1 (a), where Z a and Z b are the characteristic impedances of the two branches, and ϕ a , ϕ b are the corresponding electrical lengths. Z 1c , Z 2c are characteristic impedances of the isolation stubs, and ϕ 1c , ϕ 2c are the corresponding electrical lengths. The admittance matrix of the proposed configuration can be expressed as: where 
From (7) ϕ 2c can be obtained: (9) and (10), the following equations can be obtained: (5) ϕ a can be expressed as:
Assuming Z a /Z 0 = 1, the following condition holds well:
Relations among θ, Z a /Z 0 and ϕ a are shown in Figure 2 from which it can be seen that Z a /Z 0 should not be larger than 2 when θ is larger than 45 • .
It can be obtained that when θ = kπ/2 (k = 0, 1, 2 . . .), ϕ 1c should be kπ to meet Equation (12) 
SIMULATED AND MEASURED RESULTS
To simplify the design, let θ = 90 • , ϕ a = 90 • , and ϕ 1c =180
• . An out-of-phase power divider is fabricated on the Rogers 4003 substrate with the relative permittivity of 3.55 and a thickness of 0.508 mm. The operating frequency is chosen to be 2 GHz. Figure 1(b) shows a photograph of the fabricated power divider, and the corresponding physical parameters are shown in Table 2 . A performance comparison between the proposed structure and the reference works is made in Table 3 . It can be found that the most listed works with out-of-phase outputs are multilayer types, while the proposed uniplanar structure in this paper is relatively simple and can be mounted in compact system easily. A modest area of the power divider is obtained compared with other structures. The device exhibits excellent ports matching and outputs amplitude balance, in addition, a phase error of 1.6 • may be found sufficient in many applications. It is noted that the proposed method realized a wide isolation bandwidth, which is important for out-of-phase output signal. 
CONCLUSION
Admittance matrix has been used to synthesize the out-of-phase power divider in this paper, and analytical equations have been derived. The proposed power divider employs uniplanar and symmetrical output structure for coplanar systems. Good isolation characteristic has been achieved because isolation stubs at the output ports are used. The area of the proposed power divider is reduced since no delay shift at the output ports is introduced. In Section 3, an experimental power divider, operating a bandwidth of 990 MHz (49.9%) with better than 15 dB return loss and a bandwidth of 780 MHz (39.4%) with better than 20 dB port isolation is implemented, meanwhile, good amplitude balance and small phase error are achieved, which demonstrates good agreement between simulated and measured results. The main features of the proposed power divider include: 1) no delay units at the output ports; 2) uniplanar and symmetrical outputs structure; 3) good matching and isolation characteristic are realized; 4) closed-form design equations are deduced. The method proposed in this paper simplified the design of out-of-phase power divider.
